



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/535,476	05/17/2005	Andrea Bragagnini	23301	3939
535	7590	06/02/2008	EXAMINER	
K.F. ROSS P.C.			ROCHE, JOHN B	
5683 RIVERDALE AVENUE			ART UNIT	PAPER NUMBER
SUITE 203 BOX 900				
BRONX, NY 10471-0900			2184	
			MAIL DATE	DELIVERY MODE
			06/02/2008	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/535,476	BRAGAGNINI ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	JOHN B. ROCHE	2184	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 21 February 2008.

2a) This action is **FINAL**.                    2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-9 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1-9 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____ .
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date _____ .	6) <input type="checkbox"/> Other: _____ .

**DETAILED ACTION**

***Claim Rejections - 35 USC § 103***

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

2. Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Walker et al. (US 2003/0033454), hereafter referred to as Walker'454, in view of Ganapathy et al. (US 2002/0038393), hereafter referred to as Ganapathy'393.

3. Referring to claim 1, Walker'454 teaches a method of exchanging data within a direct memory access arrangement including a plurality of IP blocks (dedicated modules, paragraph 9, line 3), comprising each DMA module including an input buffer (data is buffered internally between read and write operations, paragraph 4, lines 6-7) and an output buffer (data is buffered internally between read and write operations, paragraph 4, lines 6-7); coupling said DMA modules over a data transfer facility (coupled to one or more buses, paragraph 9, lines 2-3) in a chain arrangement, where each said DMA module, other than the

Art Unit: 2184

last in the chain, has at least one of its respective output buffers coupled to the input buffer of another of said DMA modules downstream in the chain (up to 16 possible options for connectivity, paragraph 30, lines 7-8) and each of said DMA modules, other than the first in the chain, has its respective input buffer coupled to the output buffer of another of said DMA modules upstream in the chain (up to 16 possible options for connectivity, paragraph 30, lines 7-8); causing each of said DMA modules to interact with the respective IP block by writing data from the input buffer of the DMA module into the respective IP block (writing data to destination, paragraph 4, line 3) and reading data from the respective IP block into the output buffer of the DMA module (reading data from source, paragraph 4, line 2); and operating said input and output buffers in such a way that: said writing of data from the input buffer of the DMA module into the respective IP block is started when the respective input buffer is at least partly filled with data (it is inherent to the invention that the buffer be at least partly filled with data while writing into the IP block); and when said reading of data from the respective IP block into the output buffer of the DMA module is completed, the data in the output buffer of the DMA module are transferred to the input buffer of the DMA module downstream in the chain (couple port A to port B,

Art Unit: 2184

paragraph 30, line 8) or, in the case of the last DMA module in the chain, are provided as output data (ports coupled to other locations, paragraph 24, lines 1-2).

4. However, Walker'454 does not teach that each IP block is associated with a distinct DMA module.

5. Ganapathy'393 teaches associating with said IP blocks respective DMA modules (DMA master controllers 203A-N as seen in figure 2 and paragraph 19, lines 26-27).

6. It would have been obvious to one of ordinary skill in the art at the time of invention to modify Walker'454's system to incorporate, as taught by Ganapathy'393, associating with IP blocks respective and distinct DMA modules. The motivation to combine these teachings is to expand the number of functional blocks without needing to redesign control logic (paragraph 5, lines 14-18).

7. Note that claim 5 contains the corresponding limitations of claim 1 as shown above; therefore, it is rejected using the same reasoning accordingly.

8. As to claim 2, Walker'454 also teaches the steps of associating with said output buffers and input buffers coupled in the chain at least one intermediate block to control data transfer between said coupled buffers (FIFO buffer, paragraph 38, line 16); and controlling transfer of data between said

Art Unit: 2184

coupled buffers over said data transfer facility by: issuing at least one request of a requesting buffer for a buffer coupled therewith to indicate at least one transfer condition selected out of the group consisting of: data existing to be transferred and enough space existing for receiving said data when transferred (DMA modules cannot function properly unless there is a method to confirm that data exists to be transferred and/or enough space exists for receiving the transferred data); issuing at least one corresponding acknowledgement towards said requesting buffer confirming that the said at least one transfer condition is met (bit 8 in transfer size configuration register set to 1, paragraph 37, line 1); and transferring data between said requesting buffer and said coupled buffer (transfer process initiated, paragraph 37, line 2), whereby said data transfer facility is left free between said at least one request and said at least one acknowledgement (read requests can still be made despite busy memory/module, paragraph 38, lines 23-25).

9. As to claim 3, Walker'454 also teaches including a CPU in the arrangement (processor 7, paragraph 33, line 1); and using said CPU for transferring data to be processed into the input buffer of the first DMA module in said chain (processor 7 issues a data instruction to DMA controller 5 and writes the source address to the source configuration register, paragraph 33,

Art Unit: 2184

lines 1-5); and using said CPU for collecting said output data from the output buffer of the last DMA module in said chain (processor 7 issues a data instruction to DMA controller 5 and writes the destination address to the destination configuration register, paragraph 33, lines 1-5).

10. As to claim 4, Walker'454 also teaches configuring said DMA modules via said CPU (processor 7 issues data transfer instructions containing source address and destination address to DMA controller 5, paragraph 33, lines 1-4).

11. As to claim 6, Walker'454 also teaches that at least one of said input and output buffers has a fixed data width with respect to said data transfer facility (consistent data width regarding bus transfers is inherent to proper functionality of DMA modules) and a selectively variable data width with respect to said respective IP blocks (variable buffer size parameters bits 4:2 in source and destination configuration registers, paragraph 33, line 10 - paragraph 34).

12. As to claim 7, Walker'454 also teaches a slave interface module (processor 7, paragraph 33, line 1) configured for reading from outside the architecture data relating to at least one parameter selected from the group consisting of how many bits are available in said input buffer (size of the data block to be transferred, paragraph 36, lines 1-2); how many bits are

Art Unit: 2184

present in said input buffer (destination address register buffer size bits 4:2, paragraph 34); how many bits are available for reading in said output buffer (source address bits 31:10, paragraph 33, line 10); and how many bits are present in said output buffer (source address register buffer size bits 4:2, paragraph 33, line 10).

13. As to claim 8, Walker'454 also teaches a reprogrammable finite state machine (state machine 6 as seen in figure 3 and paragraph 31, line 4) arranged for driving operation of said architecture by taking data from said input buffer (data is buffered internally between read and write operations, paragraph 4, lines 6-7), downloading data into said respective IP block (write the data to the destination, paragraph 4, line 3), receiving data from said respective IP block (read the data from the source, paragraph 4, line 2), and storing data in said input buffer (data is buffered internally between read and write operations, paragraph 4, lines 6-7).

14. As to claim 9, Walker'454 also teaches that at least one of said input buffers and output buffers is associated with a respective master block for exchanging data between the associated buffer and said data transfer facility (data input/output connections as seen in figure 3 and paragraph 31, lines 2-3), said master block being adapted to be coupled in a

Art Unit: 2184

data exchange relationship to a buffer in a homologous direct memory access module (up to 16 possible options for connectivity, paragraph 30, lines 7-8) in an arrangement wherein said master block and said buffer coupled thereto are configured for issuing at least one request of a requesting buffer for a buffer coupled therewith to indicate at least one transfer condition selected out of the group consisting of data existing to be transferred and enough space existing for receiving said data when transferred; issuing at least one corresponding acknowledgement towards said requesting buffer confirming that the said at least one transfer condition is met; and transferring data between said requesting buffer and said coupled buffer, whereby said data transfer facility is left free between said at least one request and said at least one acknowledgement (it is inherent to the invention that the buffer be at least partly filled with data while writing into the IP block, as well as that the architecture can determine that the buffer has sufficient space for data to be transferred).

#### ***Response to Arguments***

15. Applicant's arguments with respect to claims 1-9 have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2184

16. Applicant's arguments, see page 10, lines 6-7, filed February 21, 2008, with respect to the specification have been fully considered and are persuasive. The objection of the specification has been withdrawn.

17. Applicant's arguments, see page 10, lines 9-10, filed February 21, 2008, with respect to the claims have been fully considered and are persuasive. The objection of the claims has been withdrawn.

18. In reference to Applicant's arguments, Examiner respectfully directs Applicant to the new grounds of rejection shown above.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to JOHN B. ROCHE whose telephone number is (571)270-1721. The examiner can normally be reached on 8:30 am - 5:00 pm, M-F EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Henry Tsai can be reached on 571-272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JR

**/Henry W.H. Tsai/  
Supervisory Patent Examiner, Art Unit 2184**